Cookie policy: This site uses cookies (small files stored on your computer) to simplify and improve your experience of this website. Cookies are small text files stored on the device you are using to access this website. For more information on how we use and manage cookies please take a look at our privacy and cookie policies. Some parts of the site may not work properly if you choose not to accept cookies.

Home > Mentor Graphics > DDR4 Board Design and Signal Integrity Verification Challenges

DDR4 Board Design and Signal Integrity Verification Challenges

White Paper Published By: Mentor Graphics
Mentor Graphics
Published:  Jan 29, 2015
Type:  White Paper
Length:  18 pages

Besides faster data rates, the new DDR4 standard incorporates additional changes from prior DDR technologies which impact the board design engineer. New factors in DDR4 such as an asymmetric termination scheme, data bus inversion and signal validation using eye masks require new methods of validating designs through simulation.

This paper investigates the effects of DDR4ís Pseudo Open Drain (POD) driver on data bus signaling and describes methodologies for dynamically calculating the DRAMís internal VrefDQ level required for data eye analysis, methodologies for generating and verifying the data eye as well as ways of incorporating write leveling and calibration into the simulation.

Additionally, evaluation of Simultaneous Switching Noise (SSN) by
incorporation of power integrity effects into the signal integrity analysis is also critical to board design and timing closure and will be elaborated with examples.

Tags : 
mentor graphics, digital signal, board design, power integrity, fibre channel, server hardware, power and cooling